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Abstract
The ANS family of arithmetic coders developed by Jarek Duda has
the unique property that encoder and decoder are completely symmet-
ric in the sense that a decoder reading bits will be in the exact same
state that the encoder was in when writing those bits—all “buffering”
of information is explicitly part of the coder state and identical between
encoder and decoder. As a consequence, the output from multiple AB-
S/ANS coders can be interleaved into the same bitstream without any
additional metadata. This allows for very efficient encoding and decod-
ing on CPUs supporting superscalar execution or SIMD instructions,
as well as GPU implementations. We also show how interleaving with-
out additional metadata can be implemented for any entropy coder,
at some increase in encoder complexity.
1 Introduction
Duda’s recent paper [3] describes a family of entropy coders based on what
he calls “Asymmetric numeral systems” (ANS for short). They are closely
related to conventional arithmetic coders [8] or “range coders” [7] and have
very similar coding performance. However, the underlying construction is
quite different: classical arithmetic coders conceptually view the bitstream
as encoding a dyadic fraction in [0, 1), and proceed by a process of inter-
val subdivisions. “Infinite-precision” ANS encoders, by contrast, view the
bitstream as a single integer x ∈ N that encodes the entire message, where
the coded symbols are derived from the value of the remainder x mod m for
some integer m. Finally, “streaming” ANS encoders perform the same pro-
cess using fixed-width integer arithmetic (x < 2p for some integer p; often
p = 32 or p = 64 for machines with 32- or 64-bit word sizes, respectively),
which allows for efficient implementations.
Streaming ANS coders are based on a fairly unique construction that
ensures that a decoder reading bits will always be in the exact same state
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the corresponding encoder was in while writing these bits; all buffering of
“not yet final” bits is completely identical between encoder and decoder.
This property makes it possible to run multiple encoders concurrently and
interleave them into a single bit stream in a way that can be reconstructed
on the decoder side without additional metadata. The decoder can likewise
read these multiple interleaved streams concurrently, provided the streams
are independent. The resulting algorithms are both simple and efficient, and
can be vectorized given a suitable instruction set.
We will first review ANS coders and their unique construction. It will
be shown how they can be interleaved easily, and how this property can be
exploited for SIMD and GPU applications.
2 Streaming ANS coding
Let A := {0, 1, . . . , n − 1} be a finite symbol alphabet. Furthermore, let
{ps}s∈A be the probabilities of the respective symbols,
∑
s∈A ps = 1. In
ANS, the encoding and decoding processes revolve around a pair of functions
C : A× N→ N
and
D : N→ A×N.
C, the coding function, takes a symbol s and the current state x and pro-
duces a new value x′ = C(s, x) that encodes both the new symbol s and the
original state x. D, the decoding function, is C’s inverse: D(x′) = (s, x) and
C(D(x)) = x. Different choices of C and D correspond to different coder
variants; [3] covers a wide variety of options with different constraints on the
alphabet and probability distributions, and different trade-offs of memory
usage vs. computational complexity.
By construction, x acts like a stack: the last value encoded will be first
value returned by the encoder. This is a direct result of D being the inverse
of C, since for example:
D(C(b, C(a, x))) = (b, C(a, x))
The same also holds for the encoded bit stream: the last bits written by
the encoder will be consumed first by the decoder. This article will use the
convention that the encoder processes symbols backwards, from last to first,
and also writes the bit stream backwards, while the decoder runs forwards.
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Algorithm 1 Streaming ANS decoder/encoder
Require: x ∈ I
Ensure: x ∈ I
function Decode(iobuf)
s, x← D(x)
while x 6∈ I do
x← bx+ iobuf.read()
end while
return s
end function
Require: x ∈ I
Ensure: x ∈ I
procedure Encode(s,iobuf)
while C(s, x) 6∈ I do
iobuf.emit(x mod b)
x← ⌊x/b⌋
end while
x← C(s, x)
end procedure
As more and more symbols get encoded into x, its value will, eventually,
grow beyond all bounds. But for an efficient implementation, we must have
fixed bounds on the size of x; usually x < 2p for some p. To this end, we
define a “normalized interval”
I := {L,L+ 1, . . . , bL− 1}
where L is an arbitrary positive integer and b an integer ≥ 2 that defines
the “radix” of the coder: a coder with b = 2 emits individual bits, one with
b = 256 writes 8-bit bytes at a time, and so forth. We then require that both
encoder and decoder maintain the invariant that x ∈ I, by writing some of
the bits from x and reducing it when it gets too large in the encoder, or
reading additional bits when it gets too small in the decoder. Algorithm 1
illustrates the general idea. Note that the encoder is the exact inverse of
the decoder: it performs the inverses of the individual decoder steps, in
reverse order. The final state of the encoder (which corresponds to the state
after coding the first symbol in the message, since the encoder iterates over
the message backwards) needs to be transmitted along with the rest of the
bitstream so the decoder knows what state to start in.
It is not at all clear that this approach works, and in fact given an
arbitrarily chosen pair of mutually inverse C and D it usually will not.
For example, given an arbitrary C, there is no guarantee that the loop in
Encode will terminate, or that encoder and decoder will always go through
the same sequence of states x. However, it can be shown that if the precursor
sets
Is := {x | C(s, x) ∈ I}
are of the form Is = {k, k + 1, . . . , bk − 1}, k ≥ 1—a property that Duda
calls “b-uniqueness” in [3]—the encoder and decoder in algorithm 1 will stay
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synchronized. Duda gives several general constructions (uABS, rANS/rABS,
tANS/tABS) that are guaranteed to produce valid C for different types of
alphabets and probability distributions. For the purposes of this paper, it
does not matter which particular C is chosen.
2.1 Example
For a concrete example, suppose we wish to code a message from the two-
symbol alphabet A = {a, b} with pa = 1/4, pb = 3/4. We define:
C(a, x) = 4x
C(b, x) = 4⌊x/3⌋ + (x mod 3) + 1
Note that a gets sent to values that are divisible by 4, whereas b gets sent
to values that are not. Furthermore, in both cases, the original value of x is
easy to recover from the new value, and we have the straightforward inverse:
D(x) =
{
(a, x/4) if x ≡ 0 mod 4,
(b, 3⌊x/4⌋ + (x mod 4)− 1) otherwise.
When an a is coded using C, x grows by a factor of 4 = 1/pa; when a b is
coded, x grows by a factor of approximately 4/3 = 1/pb. More generally, in
an ANS coder, coding the symbol s will grow x by a factor of approximately
1/ps. This is a rough equivalent to the size of the range in a regular arith-
metic coder, which shrinks by a factor of approximately ps for every coded
symbol.
Now suppose we define L = 16 and b = 2, making our normalization
interval I = {16, 17, . . . , 31}. Some computation shows that a and b’s pre-
cursor sets are given by
Ia = {4, 5, 6, 7}
Ib = {12, 13, . . . , 23}
and both of them are b-unique. Therefore, algorithm 1 is guaranteed to
work. Figure 1 on page 5 shows a worked-through example of encoding,
then decoding, the message “babba” with this choice of parameters. Note
that encoder and decoder go through the same sequence of states, just in
opposite order. This is true by construction, since encoder and decoder are
designed as exact inverses of each other. The rest of this paper describes
several ways to exploit this fact.
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Encoder x (state) Decoder
write final state read final state
↑ 19 ↓
encode ’b’ decode ’b’
↑ 14 ↓
x 6∈ Ib; emit(0) x 6∈ I; read()=0
↑ 28 ↓
encode ’a’ decode ’a’
↑ 7 ↓
x 6∈ Ia; emit(1) x 6∈ I; read()=1
↑ 15 ↓
x 6∈ Ia; emit(0) x 6∈ I; read()=0
↑ 30 ↓
encode ’b’ decode ’b’
↑ 22 ↓
encode ’b’ decode ’b’
↑ 16 ↓
encode ’a’ decode ’a’
↑ 4 ↓
x 6∈ Ia; emit(0) x 6∈ I; read()=0
↑ 8 ↓
x 6∈ Ia; emit(0) x 6∈ I; read()=0
↑ 16 ↓
initial state (all done)
L = 16, b = 2, I = {16, 17, . . . , 31}
C(a, x) = 4x Ia = {4, 5, 6, 7}
C(b, x) = 4⌊x/3⌋ + (x mod 3) + 1 Ib = {12, 13, . . . , 23}
D(x) =
{
(a, x/4) if x ≡ 0 mod 4,
(b, 3⌊x/4⌋ + (x mod 4)− 1) otherwise.
Figure 1: ANS example: Coding “babba” with p(a) = 1/4, p(b) = 3/4.
Encoder proceeds from bottom to top, decoder from top to bottom (as
indicated). Both go through the exact same sequence of states and perform
I/O in the same places.
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3 Interleaving ANS coders
Streaming ANS, as constructed above (and illustrated in the example), has
the rather unique property that decoder and encoder perform the same
sequence of state transitions and do IO operations at the exact same time
(except for the encoder doing it all in reverse order, that is).
The decoder does not only produce the original message that was passed
into the encoder; it produces it by “unwinding” all operations performed by
the encoder, one by one. After decoding the i’th symbol si in the message,
the decoder “winds back time” to the state the encoder was in right before
it encoded symbol si+1.
Thus, encoder and decoder are always in lockstep. Regular arithmetic
coders do not have this property: the decoder is always ahead of the en-
coder, in the sense that the decoder’s state while decoding si will already
contain bits that the encoder only sent after si was encoded—sometimes,
much later. The resulting asymmetry makes it hard to mix arithmetic-coded
with non-arithmetic-coded data in the same bit stream without perform-
ing an expensive (in terms of rate) flush operation—motivating designs like
the “bypass coding mode” in CABAC [6], a special fast path in a binary
arithmetic coder to accelerate encoding (and decoding) of near-equiprobable
binary symbols.
With ANS, this is not an issue. Because the decoder and encoder pro-
ceed in lockstep, an encoder can just write raw bits (bytes, . . . ) into the
output bitstream whenever it makes sense; the decoder will be at the same
position in the bitstream at the same time and there is no need for an explicit
bypass coding mechanism. For example, suppose that in figure 1, we have
four different “subtypes” of symbol a called a0 through a3, all of which are
equally likely. In a regular arithmetic coder, we would need to use a bypass
mechanism to encode the two bits denoting which of the four types it is. In
an ANS coder, we can just agree that after reading an a, the decoder will
read two additional bits that denote the subtype—and likewise, that before
encoding an a, the encoder sends the subtype number using two bits.
Suppose we do just this in figure 1, for the first a in the message. After
decoding a, the decoder is in state 30—the same state the encoder was
in before encoding the a. Writing and reading our two extra bits as just
described corresponds to inserting an extra row right below state 30: the
encoder emits two bits, and the decoder reads two bits. The two sides are
still perfectly symmetric; unique decodability is still guaranteed.
By the same argument, a bitstream can interleave not just an ANS coder
with a “raw” binary coder, but also multiple ANS coders—or, in fact, any
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mixture of ANS and raw binary coders. By “interleave”, I mean that there
are two or more distinct decoders with distinct states reading from (or like-
wise, two or more encoders with distinct states writing to) the same buffer:
s1 ← coder1.Decode(iobuf)
s2 ← coder2.Decode(iobuf)
No additional metadata is necessary for this, provided that the sequence of
coders and models used is the same between encoder and decoder.
The advantage of using distinct coders (with distinct states) over just
having different models is that they are truly independent and can be pro-
cessed concurrently, provided that their probability distributions are either
static or evolve independently. This allows for faster implementations on
superscalar processors, and, once we interleave a larger number of streams—
say somewhere between 4–64—also enables use of SIMD instructions or even
performing entropy coding on a GPU. We will cover both these use cases
shortly.
Interleaving multiple streams is not a panacea; the “independent model
evolution” requirement precludes certain kinds of context models. It is,
however, very interesting for applications such as image and video coding
that deal with large amounts of data that have a homogeneous structure (e.g.
transform coefficients) and are generally coded using independent contexts
anyway.
4 Interleaving arbitrary entropy coders
Note that any entropy coder can, without modification, support the less
constrained scenario
s1 ← coder1.Decode(iobuf1)
s2 ← coder2.Decode(iobuf2)
where “iobuf1” and “iobuf2” correspond to two physically distinct streams.
However, this is not quite equivalent: say we want to produce a single
output, like a file or a TCP stream. Multiplexing these multiple streams
into a single container requires extra work, and it’s not obvious that this
can be done without additional metadata at all.
But in fact, the design of ANS shows precisely how an encoder can be
modified to support such “free” interleaving. The key to the normalization
procedure in algorithm 1 is that the encoder knows precisely how the decoder
will react to any given input.
We can do the same thing with any entropy coder: it may not be practi-
cal to make the encoder directly aware of exactly what the decoder will do,
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but luckily this is not necessary—the encoder can just run (simulate) the
decoder to figure out what the actual sequence of reads will be.
To elaborate: suppose we have a multi-stream encoder as above, writ-
ing data into multiple buffers, one per stream. Then, to produce the final
bitstream, the encoder runs an instrumented version of the decoder. For
simplicity, suppose we have two streams, one of which receives the symbols
at even positions, with the other one receiving the symbols at odd positions.
Then we run the instrumented decoder:
s1 ← coder1.DecodeInstrumented(iobuf1, iobuf mux)
s2 ← coder2.DecodeInstrumented(iobuf2, iobuf mux)
Here, DecodeInstrumented is just a slightly modified version of De-
code (for whatever entropy coder is used): it reads from the stream passed
in as its first argument, but whenever it reads something, it immediately
writes that value to the buffer given as the second argument.
Once the instrumented decoder finishes, iobuf mux contains the bits from
all streams, in exactly the order that the decoder on the receiving end will be
trying to read them. Moreover, it is not necessary to wait for all streams to
“finish” before starting the instrumented decoder; it can run along with the
encoders as a coroutine, and one might hope that doing so can reduce the
memory requirements to a constant amount of storage per stream. However,
there is a small catch; suppose the encoder does something like:
coder1.Encode(s0, iobuf1)
for i← 1 to 1000000 do
coder2.Encode(si, iobuf2)
end for
coder1.Flush(iobuf1)
coder2.Flush(iobuf2)
In this case, it is highly likely that an instrumented decoder running
as a coroutine will get stuck reading the very first symbol, right until the
very end when coder1 calls Flush; thus, the instrumented decoder will not
actually make any forward progress until the entirety of “iobuf2” has been
written, and the encoder will require enough memory to buffer all of it.
This can happen whenever the output rates of different streams are highly
un-balanced.
We can reduce these memory requirements to a predictable amount by
requiring flushes periodically; say we flush at least once every million sym-
bols. This resolves the problem and guarantees bounded memory usage, at
the cost of some increase in bit rate.
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This approach is fully general and works with any entropy coder; that
said, encoding to multiple streams (and then later running the instrumented
decoder to produce the final bit stream) adds extra buffering and complex-
ity to the encoder; worst-case memory usage is proportional to the size of
the output data. The situation with ANS is similar: Its reverse encod-
ing requirement means that in practice, the input streams will have to be
buffered in some way, at (generally) even higher cost in memory than the
output streams would be. However, interleaving ANS streams is simple on
both the encoder and decoder sides; this simplicity enables efficient vector-
ized implementations.
5 SIMD implementation
Algorithm 1 is written as a serial program; however, like any serial program,
it can be systematically converted into vectorized form: integer arithmetic
turns into arithmetic on vectors of integers, memory loads and stores turn
into gather/scatter operations, and control flow can be turned into SIMD
data flow by using predication; see e.g. [4] for details.
This (entirely mechanical) process is guaranteed to preserve the meaning
of the original program if (and only if) there are no data dependencies
between the computations running simultaneously in different SIMD lanes.
Assuming that static models are used, C and D are pure functions and
free of side-effects; they can be vectorized safely. For adaptive models, they
can still be vectorized safely as long as no two SIMD lanes ever try to update
the same model at the same time; one way to ensure this is to keep separate
contexts for every SIMD lane.
Once C and D are taken care of, the only remaining problem is how
to implement the emit and read operations in the encoder and decoder,
respectively.
For concreteness, suppose b = 28 = 256 (i.e. byte-aligned IO) and that
the target SIMD width is N = 4. Listing 1 illustrates how such a decoder
can be implemented.
This code uses the following utility functions:
• x = select(a, b, cond) is a SIMD version of C’s ternary operator:
xi = bi if condi = true, xi = ai otherwise.
• count true(x) returns how many of the lanes of x are true.
• packed load U8(ptr, mask) performs byte loads from increasing ad-
dresses for all lanes where mask is true; where mask is false, the
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Listing 1 SIMD decoder with byte-wise normalization
1: // Decoder state
2: Vec4_U32 x;
3: uint8* read_ptr;
4:
5: Vec4_U32 Decode ()
6: {
7: Vec4_U32 s;
8:
9: // Decoding function (uABS , rANS etc.).
10: s, x = D(x);
11:
12: // Renormalization
13: // L = normalization interval lower bound.
14: // NOTE: not quite equivalent to scalar version!
15: // More details in the text.
16: for (;;) {
17: Vec4_U32 new_bytes;
18: Vec4_bool too_small = lessThan(x, L);
19: if (!any(too_small))
20: break;
21:
22: new_bytes = packed_load_U8(read_ptr , too_small);
23: x = select(x, (x << 8) | new_bytes , too_small);
24: read_ptr += count_true(too_small);
25: }
26:
27: return s;
28: }
return value is zero and the load address is not incremented. For
example, suppose that mask = {true, false, true, true}; then the
packed load would return {ptr[0], 0, ptr[1], ptr[2]}.
The details of how to map these pseudo-instructions (packed load in
particular, “borrowed” from Intel’s ISPC compiler [10]) to an efficient se-
quence of real instructions are architecture-dependent. The example imple-
mentation benchmarked in section 7 uses SSE 4.1 instructions running on
x86; the technique used in this implementation (building a bit mask denot-
ing which lanes are active and then using a mask-dependent shuffle on the
results of an unaligned memory load) is fairly universal.
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As noted in the listing, this SIMD decoder is not fully equivalent to
having N interleaved scalar decoders reading from the same bitstream: sup-
pose that at least one of the SIMD lanes needs two or more renormalization
steps—that is, it reads more than one byte from the encoded bitstream.
The regular decoding algorithm will read all bytes for a single stream
before it moves on to decoding the next one. That is, suppose that N = 2,
with lane 0 reading two bytes and lane 1 reading only one byte. The regular
encoder from algorithm 1 will first write both bytes for stream 0, followed
by the byte for stream 1—depth-first order, so to speak.
By contrast, the SIMD decoder in listing 1 expects breadth-first order:
the first byte from stream 0, followed by the first byte for stream 1, followed
by the second byte from stream 0.
It is possible to account for this on the encoder side, by either using
a corresponding SIMD encoder that emits bytes in the same way, or by
performing the breadth-first traversal “by hand” in a scalar encoder. Both
strategies work, but have the unfortunate consequence that the target SIMD
width N is now effectively baked into the bit stream (since it determines
how exactly bytes get interleaved).
An alternative solution is to simply require that no lane ever execute
more than one iteration of the normalization loop per symbol—thus turning
the loop into a simple if statement. This places some requirements on
the model probabilities; for example, with rANS, we can guarantee that no
symbol will ever need to go through more than one normalization iteration
when b ≥ m, where b is the radix of the encoder and m is the least common
denominator of all symbol probabilities ps. With b = 256 as in the example
listing, this is impractical for typical alphabet sizes; forcing m = 256 would
mean that a 256-symbol alphabet could only use a uniform distribution!
However, for an encoder working in 32-bit integers, we can choose b = 216
while retaining a decent probability resolution of 12–14 bits.
The big advantage of choosing our coding parameters such that one
iteration of the normalization loop is always sufficient is that the resulting
bitstreams are exactly the same between the regular serial version and the
SIMD variants; it is not necessary to encode the bitstream in any special
way, and the result is not tied to any particular SIMD width N . Thus, this
is the option used in the example code discussed in section 7.
This section covers only the decoder; because ANS decoder and encoder
are symmetrical, we can use the same technique on the encoder as well, this
time using a packed store instead of a packed load operation.
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6 GPU implementation
Although the typical programming model for GPUs is quite different from
SIMD instructions on general-purpose CPUs, the underlying hardware is
not; GPUs are, in essence, wide SIMD processors with built-in support for
predication and relatively high-performance gather/scatter operations.
As a result, the SIMD approach described above is suitable for use on
GPUs too, and the translation is, for the most part, quite straightforward.
However, just as with the regular SIMD implementation, we need to come
up with an efficient strategy to perform “packed” loads and stores.
The underlying idea is to determine in advance which invocations (in
GLSL [5] parlance) are going to perform a renormalization step; if all invo-
cations know which invocations are going to perform a read, the packed load
(or packed store) offset computation reduces to a prefix sum per invocation,
which can be done very efficiently. Listing 2 illustrates the idea; this time,
the decoder uses the loop-free approach with b = 216 discussed in the pre-
vious section (a looping version would loop over the entire renormalization
code and break once renorm mask becomes zero).
The listing assumes a work group size of 32 invocations (or smaller), so
that a 32-bit integer is sufficient to hold renorm mask. It uses the CUDA [9]
ballot instruction to compute renorm mask, which is used both for the
prefix sum offset computation and to advance the read pointer afterwards.
ballot evaluates the given condition on all threads in a warp and returns
a bit mask that has a 1 bit in the i’th position if the condition was true
on thread i. When a ballot instruction is not available (or in case the
work groups are larger than the warp size / hardware SIMD width), its
functionality can be synthesized—at some cost in efficiency—using atomic
operations in group shared memory, as illustrated by listing 3; similarly,
larger work groups might require using 64-bit integers (or arrays of integers)
to store renorm mask, but the general approach remains the same.
No matter which “ballot” approach is used, this results in a fully vec-
torized entropy coder, with predictable and well-coalescable memory access
patterns, using a small number of GPU registers and shared memory space—
and therefore well-suited for integration into other decompression kernels, if
so desired.
As with the SIMD version, an encoder can be designed using the same
technique, and the bitstreams are fully compatible between interleaved sca-
lar, CPU SIMD, and GPU implementations, as long as the version with at
most one renormalization step per symbol is used.
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Listing 2 GPU decoder with 16-bit normalization
1: // Decoder state
2: uint x;
3: uint16 in_buf [];
4: uint read_pos;
5: uint invoc_id; // ID for this invocation
6:
7: uint Decode ()
8: {
9: // Decoding function (uABS , rANS etc.).
10: uint s;
11: s, x = D(x);
12:
13: // Renormalization
14: uint invoc_bit = 1 << invoc_id;
15: uint renorm_mask = ballot(x < L);
16: uint offs = bitCount(renorm_mask & (invoc_bit -1));
17: if (x < L)
18: x = (x << 16) | in_buf[read_pos + offs];
19: read_pos += bitCount(renorm_mask);
20:
21: return s;
22: }
Listing 3 Forming renorm mask without ballot
1: shared uint renorm_mask;
2:
3: // Form renorm_mask
4: if (x < L)
5: atomicOr(renorm_mask , invoc_bit);
6: else
7: atomicAnd(renorm_mask , ~invoc_bit);
8:
9: // Make sure all invocations finish modifying
10: // renorm_mask.
11: groupMemoryBarrier();
12: barrier();
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7 Evaluation
An implementation of rANS (one of the coders belonging to the ANS family)
that shows 2-way interleaving and SIMD (SSE 4.1) decoding of an 8-way in-
terleaved rANS stream is available at https://github.com/rygorous/ryg_rans.
This version implements a simple order-0 model with static probability dis-
tribution (determined once per file).
Table 1 shows the resulting decompression rates on an Intel Core i7-
2600K CPU (3.4GHz) on various test files from the Calgary Corpus [2]
(book1, book2, pic), the Canterbury Corpus [1] (E.coli, world192.txt), and
finally the source code for the Linux kernel version 3.14-rc1.
As is evident from the table, 2-way interleaving consistently achieves
speed-ups of 1.6× or more over the non-interleaved decoder in this test, de-
spite there being no significant difference in the number of operations exe-
cuted per symbol. The reason is that the interleaved decoder benefits greatly
from superscalar and out-of-order execution, while the non-interleaved ver-
sion has a long chain of dependent operations and thus can’t utilize most of
the CPU’s available execution resources.
The 8-way interleaved SIMD version is faster still (despite only using 4-
wide SSE4.1 instructions, the code uses 8-way interleaving to, again, benefit
from superscalar execution), although its performance is somewhat limited
by the lack of a fast SIMD “gather” instruction that has to be simulated us-
ing scalar loads. Additionally, the SIMD version is entirely free of branches
in the decoder, resulting in performance that is almost completely inde-
pendent of the data being processed; compare the steady performance of
the SIMD version against the much more variable throughput for the scalar
versions.
8 Conclusion
The ANS family of coders has the unique advantage over regular arithmetic
coders that all buffering of information is identical between encoder and
decoder; the timing of input/output operations only depends on the coder’s
state variable x, and both encoder and decoder go through the same sequence
of states and perform IO at the same time.
Consequently, ANS coders can easily support efficient bypass coding as
well as interleaving of data from multiple encoders without any additional
metadata. Inspired by ANS, we show how the same property can be achieved
with any entropy coder, by (conceptually) running an instrumented version
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serial 2-way 8-way, SIMD
File MiB/s MiB/s speed-up MiB/s speed-up
book1 219.2 364.8 1.66 565.6 2.58
book2 202.4 355.4 1.76 565.6 2.79
pic 244.9 445.6 1.82 565.4 2.31
E.coli 265.9 500.6 1.88 570.8 2.15
world192.txt 209.0 337.7 1.62 564.3 2.70
linux-3.14-rc1.tar 217.6 359.0 1.65 573.2 2.63
Table 1: Decompression performance of differently interleaved rANS de-
coders on various test files (all speed-ups relative to non-interleaved serial
decoder).
of a “multi-stream” decoder at encode time.
Interleaving multiple independent ANS coders enable both much faster
scalar entropy coders (with speed-ups of over 1.6× compared to the base-
line), and SIMD implementations (with speed-up factors above 2×). The
same technique is easily adapted to GPUs.
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